R&D

Junior Verification Engineer – Israel North Site

Israel | North Site | Updated: September 26, 2021

Apply for this position

Job Description

Will Join a multi-tasking dynamic team. Will be In charge of planning (architecture) and developing (coding) all the needed simulation environments for tests and debugs. The simulation environments are used to develop new RTL blocks, Full-chip integration, FPGA code and also to debug and resolve bugs found.

Job Requirements

  • BSC in Electrical Engineering.
  • Former relevant experience – an advantage
  • Knowledge in Specman – an advantage.
  • Knowledge in UVM – an advantage

Apply for this position

More open R&D positions

R&D
DSP/Algorithms Engineer
Learn more
R&D
Verification Engineer
Learn more
R&D
Junior Verification Engineer – Israel North Site
Learn more
Top