Will Join a multi-tasking dynamic team and take part in the development and debug of future HDBaseT products.
Main Interfaces in/outside Valens: R&D team
- BSc/MSc in Electrical Engineering – from a well-known university.
- Former experience as VLSI designer – an advantage
- Verilog Knowledge (design, debug) – an advantage