R&D
Formal Verification Engineer

Apply for this position

Job Description

In charge of planning (architecture) and developing (coding) all the needed Formal activities.

Job Requirements

  • BSC in Electrical Engineering – from a recognized university
  • At least two years experience as a formal verification engineer
  • Knowledge in Verilog – a must
  • Knowledge in standard verification – an advantage

Apply for this position

More open R&D positions

R&D
Analog/RF IC Design Engineer
Learn more
R&D
FPGA Engineer
Learn more
R&D
Circuit Team Leader
Learn more
Top